A compact delay model for series connected MOSFETs has been derived. This model enables accurate prediction of worst-case delay of different logic families such as dynamic logic. It also provides insight into delay change as the device parameters change. Key results show that the relative delay of series connected MOSFETs is almost invariant for different generations of technology.
INTRODUCTION
Series connected MOSFETs ( Fig. 1 ) are used in different logic families including dynamic logic families, static CMOS gates and many other logic families. A compact model for series connected MOSFETs when the drain/source capacitance of the MOSFET is small compared to the load capacitance has been derived by Sakurai [1] . Sakurai's model can be used for static logic families, in which the load capacitance is much larger than drain/source capacitances. However in logic families such as dynamic logic circuits, where the drain/source capacitance is not negligible compared to the load capacitance, there is no compact analytical model for the delay of series connected MOSFETs. Therefore, the purpose of this paper is to describe a model for series connected MOSFETs when the drain/source capacitance is not negligible compared to the load capacitance. The alpha power law model has been used for the transistor model [2] . Although this model is very simple it represents accurately the velocity saturation effect of the transistor. Therefore, it is a useful model for sub-micrometer devices. The disadvantage of this model is that it is empirical and is not able to predict MOSFET behavior for future generations. The physical alpha power law model [3] for MOSFETs provides a physical interpretation of the device parameters; therefore it enables projections for future generations.
In this model I DSAT is the drain current when V GS =V DS =V DD , V DSAT is the drain saturation voltage when V GS =V DD , V T0 is the threshold voltage with no body bias, V TH is the threshold voltage with body bias, V T0 is the threshold voltage with no body bias, α is an empirical parameter and λ is the channel length modulation parameter. A linear approximation of the body effect is used for the device threshold voltage (V TH ).
In this equation V BS is the bulk-source voltage and γ 1 is the bodybias factor.
NEGLIGIBLE DRAIN/SOURCE CAPACITANCE
Sakurai describes a model for series connected transistors when the drain/source capacitance is small compared to the load capacitance, C L [1] . In this case, the ratio of the delay of Series Connected MOSFETS (SCMS) to the delay of a single transistor, as a function of the number of transistors n is
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Fig. 1. Series connected transistors
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Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. (2) where F D is the ratio of the delay of N transistors in series to the delay of a single transistor discharging the same load capacitance, I DN is the equivalent current of the SCMS and N is the number of transistors in series. This model can be used only if the load capacitance, C L is large compared to the drain/source capacitances of the MOSFETs. In normal static CMOS gates, the output capacitance is large compared to the drain/source capacitances so the results are in good agreement with the delay of normal static CMOS gates. However, in dynamic circuits where the load capacitance is comparable to drain/source capacitance the model described by (3) doesn't have good agreement with Spice simulations.
ELMORE DELAY MODEL WHEN DRAIN/SOURCE CAPACITANCES ARE NOT NEGLIGIBLE
In this case, we cannot neglect the drain and source capacitances. In the Elmore delay model transistors are modeled as res istors and the delay T can be calculated using the Elmore delay rules [4] .
where C L equal to the total capacitances at V out , R 1 As a result, the delay expression can be simplified to Figure 2 shows the F D of a dynamic logic AND gate versus number of inputs. As shown in the figure these models do not have good agreement with Spice simulations. The RC model overestimates the delay and Sakurai's model underestimates it. Therefore in the next section a new model is introduced for the delay of series connected MOSFETs.
MODELING
Depending on which transistor switches, the delay of series connected MOSFETs changes. To find the worst-case delay for series connected MOSFETs different input combinations should be examined (Fig 1) . Different input situations are: i)
Transistors M 1 to M N-1 are all on and transistor M N is off.
In this case, all of the drain/source capacitances are already discharged. Therefore when M N is turned on, the switching is fast. ii)
Transistors M 1 to M k-1 and M k+1 to M N are all on and transistor M k is off. In this case, the drain/source capacitances of transistors M 1 through M k-1 are all already discharged and the drain/source capacitances of transistors M k+1 to M N are all charged to V max , which is the highest voltage to which they can be charged through an NFET transistor. When the transistor M k is turned on the charged drain/source capacitances of transistors M k+1 to M N are discharged through transistors M 1 to M k-1 . Therefore the delay in this case is more than the previous case. iii)
The worst-case delay is when transistors M 2 to M N are all on and M 1 is off. In this case the drain/source capacitances are all charged to V max before switching and when switched they are all discharged through transistors M 1 to M N . This case has the maximum delay and therefore has been modeled. Fig. 3 shows the voltage of the nodes of eight transistors in series for the worst-case delay. In this case, the initial voltages of the drain/source nodes are V max . When the lowest transistor, M 1 is turned on, it starts discharging the drain/source capacitances until T 1 without affecting the V out . After T 1 the series transistors start discharging the load capacitance. Therefore the output can be modeled as shown in Fig. 4 . It is made of two parts T 1 and T 2 . T 2 has been modeled by Sakurai (3) but the first part which is because of the discharge time of the drain/source capacitances has not been modeled. Therefore a model is needed for time T 1 Fig. 6 . V x /R N is the current discharging the load capacitance. Therefore, the charge removed from the output capacitance at time t is equal to the area under V x /R N curve at that time. This waveform can be approximated by a step function with the same area and delay T 1 (Fig 6) . If V' x is the impulse response of the circuit then T 1 can be approximated by [4] 
From the definition of Laplace transform we have
Therefore from equations (13) and (14), T 1 can be calculated as 
Simplifying (17) results in
where R and R N can be calculated by (7) and (9) respectively. During time T 2 , the current discharging C L can be calculated from
As a result the output voltage is
where u(t-T 1 ) is the step function delayed by T 1 . Fig. 8 shows normalized delay as a function of the number of transistors in series for different sub-micrometer generations. The model shows that the delay for series connected MOSFETs does not change for these sub-micrometer generations, because α is almost constant. In other words these sub-micrometer devices are equally velocity saturated due to scaling both device dimensions and supply voltage.
VALIDATION OF THE RESULTS
RESULTS
CONCLUSION
A new model has been derived for the delay of series connected MOSFETs that can be used to calculate the delay of series connected MOSFETs used in any logic family. It also enables us to predict delay of different logic families for future generations and see how different parameters of the device affect the delay. Key results show that the relative delay of series connected MOSFETs is almost invariant for different generations of technology. 
